

Problem statement & 3 steps of counter design :-

3-BIT SYNCHRONOUS COUNTER DESIGN

Step 1 : Decide the no. & Type of Flip-Flops

Step 1: 3 Bit, FFs = 3, JK

Step 2 : Excitation Table for the Flip-Flop


Step 2:

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 3 :- State Diagram & Ckt Exct table

Step 4 :- Obtain Boolean expression



Step 5 :- Draw Ckt Diagram.



Excitation Table for ckt. :-

PS $Q_2 Q_1 Q_0$	NS $Q_2 Q_1 Q_0$	$J_0 K_0$	$J_1 K_1$	$J_2 K_2$
000	001	1 X	0 X	0 X
001	010	X 1	1 X	0 X
010	011	1 X	X 0	0 X
011	100	X 1	X 1	1 X
100	101	1 X	0 X	X 0
101	110	X 1	1 X	X 0
110	111	1 X	X 0	X 0
111	000	X 1	X 1	X 1

K-map for circuit :-



$$\begin{aligned} J_0 &= K_0 = 1 \\ J_1 &= K_1 = Q_0 \\ J_2 &= K_2 = Q_0 Q_1 \end{aligned}$$

Final ckt for 3-bit sync counter :-

